Share









  Sites in the Network: DESIGNTAXI THE CREATIVE FINDER THE BAZAAR
Follow us FACEBOOK TWITTER STUMBLEUPON LINKEDIN
Daily News


23 Apr 2008





Virage Logic Provides High Performance Data Transfer at Higher Efficiency
PRESS RELEASE


April 2008

Virage Logic Corporation (NASDAQ:VIRL), the semiconductor industry's trusted IP partner and pioneer in Silicon Aware IP(TM), today announced that the Intelli(TM) Double Data Rate (DDR) memory controller interface can provide up to a 20 percent efficiency gain for high-performance applications, while still maintaining low-power. Architected from the ground up to provide a combination of low-latency, high-performance and low-power options, the Intelli DDR solution incorporates intelligent scheduling algorithms for superior system bandwidth.

High efficiency gains deliver significant benefits for both high-performance and low-power customers. As an example, a customer with high-performance requirements can benefit from a 20 percent efficiency gain resulting in up to a 20 percent greater data throughput at the same frequency. A low-power solution delivering a 20 percent efficiency gain means that customers can expect to realize up to a 20 percent reduction in clock frequency at the same data rate, leading up to a 20 percent reduction in dynamic power. In certain low-power applications where packaging cost limitations prevent extremely high-frequency operations, customers can achieve desired results with higher efficiency DDR protocols.

"Virage Logic's Intelli DDR solution provides the maximum performance at the minimum clock frequency making it an ideal choice for a broad spectrum of market segments ranging from networking to consumer-based mobile solutions," said Kamalesh Ruparel, vice president and general manager of application specific IP (ASIP) solutions and silicon technology at Virage Logic. "Compared to other commercially available solutions benchmarked across several market segments, Virage Logic's Intelli DDR solution consistently delivered higher data throughput efficiency ratings."

System-on-Chip (SoC) designers interested in increasing their data throughput efficiency can email efficiency-saves@viragelogic.com for an optimization analysis of their current traffic patterns or visit www.viragelogic.com to learn more about the benefits of Virage Logic's complete line of Intelli DDR memory controller interface solutions.




This news message is supported by The Bazaar, a marketplace to buy and sell creative objects. Earn more revenue by selling your prints, downloadable images, or custom products. Set up your store today and stand a chance to have your products featured on DesignTAXI, towards millions of lovers of creative content!













    All images shown above are properties owned by their respective owners. Copyright © 2003 - 2012 Hills Creative Arts Pte Ltd. All rights reserved.